

Experiment 01 – Study of Different Logic Families

A. Short Questions

1. Explain the basic principle of **Diode Logic (DL)**.
 2. Explain the basic principle of **Diode-Transistor Logic (DTL)**.
 3. Compare **DL and DTL** in terms of **speed, fan-out, and noise immunity**.
 4. What is the role of a **transistor** in DTL gates?
 5. Why is a **pull-up resistor** necessary in DTL circuits?
 6. Explain the **operation of a transistorized NOT gate**.
 7. List all **logic families** and mention which one is oldest.
 8. Why is **silicon diode forward voltage** typically 0.7V in these circuits?
 9. What happens to the output of a **DL OR gate** if all inputs are LOW?
 10. What is **positive logic** and how is it applied in DL and DTL gates?
 11. Why are NAND and NOR gates called **universal gates**?
 12. What is the main disadvantage of **DL gates** in complex circuits?
 13. How does a **2-input DL AND gate** produce a LOW output when any input is LOW?
 14. In DTL gates, what determines the **switching speed**?
 15. How does temperature affect the **forward voltage of diodes** in logic circuits?
 16. Explain the difference between **high-level input voltage** (V_{IH}) and **low-level input voltage** (V_{IL}).
 17. How would you implement a **3-input AND gate** using DL?
 18. Describe one practical application of **DTL gates**.
 19. Why is **transistor saturation** important in a DTL gate?
 20. Explain how a **transistorized NOT gate** can be used to invert a logic signal in TTL systems.
-

B. True/False

1. A DL OR gate produces HIGH output if at least one input is HIGH. (T/F)
 2. Diode Logic gates can amplify signals. (T/F)
 3. In DTL gates, a transistor acts as a switch. (T/F)
 4. NAND gates cannot be used to implement an AND function. (T/F)
 5. DL gates have higher fan-out than DTL gates. (T/F)
 6. Logic HIGH always corresponds to 0V in positive logic. (T/F)
 7. DTL gates are faster than DL gates. (T/F)
 8. A single diode can be used to implement a NOT gate. (T/F)
 9. Forward-biased diodes allow current to flow easily. (T/F)
 10. Pull-up resistors are optional in DTL circuits. (T/F)
-

C. Numerical Problems

1. In a DL AND gate with $V_{CC}=5V$, $V_{D0}=0.7V$, $V_{D1}=0.7V$, $V_{D2}=0.7V$:
 - (a) If both inputs are HIGH, calculate the output voltage.
 - (b) If one input is LOW, calculate the output voltage.
2. In a DTL NAND gate: $V_{CC}=5V$, $V_{BE}=0.7V$, $V_{CE(sat)}=0.2V$, $R_B = 1\text{ k}\Omega$.
 - Calculate the **base current** when the input is HIGH.
3. A DL OR gate has two inputs. Each diode has a voltage drop of 0.7V. If $V_{CC}=5V$, calculate the output voltage when:
 - (a) Both inputs LOW
 - (b) One input HIGH
4. A transistorized NOT gate is powered with 5V supply. The transistor saturates at $V_{CE(sat)}=0.2V$. Calculate the output voltage for:
 - Input HIGH
 - Input LOW

5. If a DTL AND gate uses resistors of $1\text{ k}\Omega$ and the transistor has $\beta=100$, calculate the **collector current** when both inputs are HIGH.
 6. Design a 3-input DL OR gate using diodes and calculate the **minimum input voltage** needed for HIGH output.
 7. For a DL AND gate with $R = 1\text{ k}\Omega$, diode drop 0.7V , and input voltage 5V , calculate the **current through the diodes** when all inputs are HIGH.
-

D. Circuit-Based Questions

1. Draw the **circuit diagram of a 2-input DL AND gate** and label all components.
 2. Draw a **2-input DL OR gate** and show the output logic levels for all combinations.
 3. Draw a **2-input DTL NAND gate** and explain how the transistor controls the output.
 4. Draw the **transistorized NOT gate** circuit and explain its operation.
 5. Modify a **DL AND gate** to implement a 3-input AND function.
 6. Draw a **DL OR gate** with 3 inputs and calculate the expected output voltage if one input is HIGH.
 7. Draw the **transistorized NOT gate** with a 3V supply and explain what changes are required.
-

E. Waveform / Observation Questions

1. Sketch the output waveform of a **DL AND gate** when both inputs are square waves of 1 kHz with a 90° phase difference.
2. Sketch the output waveform of a **transistorized NOT gate** for a 1 kHz square wave input.
3. Compare the output waveforms of **DL AND** vs **DTL AND** gates.
4. If one input of a DL OR gate is permanently HIGH, describe the output waveform.
5. Sketch the output of a DTL NAND gate when both inputs are alternating square waves.
6. Explain how changing the input **rise/fall time** affects DL AND gate output waveform.
7. Observe and explain the effect of **forward voltage variation** of diodes on the DL AND gate output.

A. Short Questions – Answers

1. **DL (Diode Logic)** uses only diodes for logic operations. Logic HIGH passes through diodes to the output; LOW blocks it.
 2. **DTL (Diode-Transistor Logic)** uses diodes for logic function and a transistor to amplify and switch output.
 3. **Comparison:**
 - DL: simple, no amplification, low fan-out, slow, poor noise margin
 - DTL: transistor amplifies, higher fan-out, better noise immunity, faster
 4. **Transistor in DTL:** Acts as a switch/amplifier to provide full logic levels and drive multiple gates.
 5. **Pull-up resistor:** Ensures output goes HIGH when transistor is OFF.
 6. **Transistorized NOT gate:** Input HIGH saturates transistor → output LOW; input LOW → transistor OFF → output HIGH.
 7. **Logic families:** DL, DTL, RTL, TTL, CMOS; oldest: DL.
 8. **Silicon diode voltage drop:** ~0.7V due to semiconductor physics (forward bias voltage).
 9. **DL OR gate output LOW:** Only when all inputs are LOW.
 10. **Positive logic:** Logic HIGH = higher voltage; logic LOW = lower voltage.
 11. **NAND/NOR universal:** Can implement any Boolean function.
 12. **DL disadvantage:** No amplification → voltage drops, poor fan-out.
 13. **DL AND gate LOW:** Any LOW input prevents current through output diode → output LOW.
 14. **DTL switching speed:** Determined by transistor saturation and RC delays.
 15. **Temperature effect:** Higher temperature reduces diode forward voltage slightly.
 16. **V_{IH} / V_{IL} :** High/Low input voltage thresholds for logic recognition.
 17. **3-input AND in DL:** Connect three diodes in series to AND inputs.
 18. **DTL application:** Simple digital circuits with moderate speed/fan-out.
 19. **Transistor saturation:** Ensures output voltage reaches proper LOW level.
 20. **Transistorized NOT in TTL:** Can invert logic levels with proper base resistor.
-

B. True/False – Answers

1. **T** – DL OR gate HIGH if at least one input HIGH.
 2. **F** – DL gates do not amplify.
 3. **T** – Transistor in DTL switches output between HIGH and LOW.
 4. **F** – NAND can implement AND (universal gate).
 5. **F** – DL gates have lower fan-out than DTL.
 6. **F** – Logic HIGH = higher voltage in positive logic.
 7. **T** – DTL faster than DL.
 8. **F** – A single diode cannot implement NOT.
 9. **T** – Forward-biased diodes conduct current.
 10. **F** – Pull-up resistors are necessary in DTL.
-

C. Numerical Problems – Solutions

1. **DL AND gate**, $V_{CC}=5V, V_D=0.7V, V_{CC}=5V, V_D=0.7V$
 - Both HIGH: Output $\approx 5V - 2 \times 0.7V = \mathbf{3.6V}$ (considering diode voltage drop)
 - One LOW: Output $\approx \mathbf{0V}$
2. **DTL NAND gate**, $V_{CC}=5V, V_{BE}=0.7V, R_B=1k\Omega, V_{CC}=5V, V_{BE}=0.7V, R_B=1k\Omega$
 - Base current $I_B = (V_{in} - V_{BE}) / R_B = (5 - 0.7) / 1000 \approx 4.3mA$
 $I_B = (V_{in} - V_{BE}) / R_B = (5 - 0.7) / 1000 \approx 4.3mA$
3. **DL OR gate**, $V_D=0.7V, V_{CC}=5V, V_D=0.7V, V_{CC}=5V$
 - Both LOW $\rightarrow$ Output $\approx 0V$
 - One HIGH $\rightarrow$ Output $\approx 5V - 0.7V = \mathbf{4.3V}$
4. **Transistorized NOT gate**, $V_{CE(sat)}=0.2V, V_{CE(sat)}=0.2V$
 - Input HIGH $\rightarrow$ transistor ON $\rightarrow$ output LOW $\approx 0.2V$
 - Input LOW $\rightarrow$ transistor OFF $\rightarrow$ output HIGH $\approx 5V$

5. **DTL AND gate**, $R=1\text{k}\Omega, \beta=100$ $R = 1\text{ k}\Omega, \beta = 100$ $R=1\text{k}\Omega, \beta=100$
 - Assume $I_B=0.01\text{mA}$ $I_B = 0.01\text{ mA}$ $I_B=0.01\text{mA}$, $I_C=\beta \times I_B=1\text{mA}$ $I_C = \beta \times I_B = 1\text{ mA}$ $I_C=\beta \times I_B=1\text{mA}$
 6. **3-input DL OR gate**
 - Output HIGH if any input $> 0.7\text{V}$
 - Output LOW only if all inputs $< 0.7\text{V}$
 7. **DL AND gate**, current through diodes: $I=(V_{CC}-V_D)/R=(5-0.7)/1000 \approx 4.3\text{mA}$ $I = (V_{\{CC\}} - V_D)/R = (5-0.7)/1000 \approx 4.3\text{ mA}$ $I=(V_{CC}-V_D)/R=(5-0.7)/1000 \approx 4.3\text{mA}$
-

D. Circuit-Based Questions – Explanations

1. **2-input DL AND gate**: Two diodes in series, cathodes to output, anode to input; pull-up resistor to V_{cc} . Output HIGH only if both inputs HIGH.
 2. **2-input DL OR gate**: Two diodes in parallel, anodes to inputs, cathodes meet at output; output LOW only if both inputs LOW.
 3. **2-input DTL NAND gate**: Diodes form AND logic at base; transistor inverts and amplifies output.
 4. **Transistorized NOT gate**: Input to base via resistor, emitter to ground; collector has pull-up resistor. HIGH input $\rightarrow$ transistor ON $\rightarrow$ output LOW.
 5. **3-input DL AND gate**: Add third diode in series with other two; pull-up resistor ensures proper HIGH output when all inputs HIGH.
-

E. Waveform / Observation Questions – Explanations

1. **DL AND gate waveform**: Output HIGH only when both inputs HIGH; otherwise LOW.
2. **Transistorized NOT gate**: Output inverted square wave; HIGH input $\rightarrow$ LOW output, LOW input $\rightarrow$ HIGH output.
3. **DL AND vs DTL AND**: DTL has cleaner HIGH/LOW levels due to transistor amplification; DL may show voltage drop.
4. **DL OR gate one input HIGH**: Output remains HIGH continuously, regardless of other input.
5. **DTL NAND gate alternating inputs**: Output is inverted AND waveform. HIGH when any input LOW, LOW only if all inputs HIGH.

6. **Input rise/fall time effect:** Slow rise/fall can cause output to partially switch; DTL better than DL.
7. **Forward voltage variation:** Slight changes in diode drop can change HIGH voltage level in DL gates, minor effect in DTL due to transistor buffering.

Experiment 02 – Study of RTL NOR Gate & TTL NAND Gate (Expanded Questions)

A. Short Questions

1. What is **Resistor-Transistor Logic (RTL)** and how does it work?
2. Explain the principle of **TTL (Transistor-Transistor Logic)**.
3. Compare **RTL and TTL gates** in terms of speed, fan-out, and noise immunity.
4. What is a **totem-pole output stage** and why is it used in TTL gates?
5. Explain the role of **diode D1** in a TTL NAND gate.
6. List the **features and advantages** of TTL gates.
7. How does an RTL NOR gate produce a HIGH output when both inputs are LOW?
8. Why is a **pull-up resistor** used in an RTL NOR gate?
9. Describe the **universal property** of NAND and NOR gates.
10. What is the function of the **transistor** in an RTL gate?
11. Explain why **TTL gates** are faster than RTL gates.
12. What is the effect of **fan-out** on RTL and TTL circuits?
13. What is the typical **logic HIGH and LOW voltage range** for TTL outputs?
14. How does the **totem-pole configuration** reduce output transition time?
15. How would you calculate the **base current** in an RTL transistor?
16. Explain why **RTL outputs cannot directly drive many gates**.
17. How does the **input resistor** in RTL control transistor switching?
18. Describe one **practical application of TTL NAND gates**.
19. How does a **NOR gate** implement a logical inversion?

20. Why is **shoot-through current prevention** important in TTL circuits?

B. True/False

1. RTL NOR gate output is HIGH only if all inputs are LOW. **(T/F)**
 2. TTL NAND gates can have sharper output transitions than RTL NOR gates. **(T/F)**
 3. Diode D1 in TTL totem-pole is used to allow simultaneous conduction of both transistors. **(T/F)**
 4. Pull-up resistors are optional in RTL gates. **(T/F)**
 5. TTL gates have higher fan-out than RTL gates. **(T/F)**
 6. The totem-pole stage increases speed and reduces voltage drop. **(T/F)**
 7. RTL NOR gates can provide full V_{CC} at HIGH output for all fan-outs. **(T/F)**
 8. Transistors in TTL act as both logic function and amplifier. **(T/F)**
 9. NAND and NOR gates are universal logic gates. **(T/F)**
 10. TTL logic levels: LOW < 0.8V, HIGH > 2V. **(T/F)**
-

C. Numerical Problems

1. RTL NOR gate: $V_{CC}=5V, R=10k\Omega, V_{BE}=0.7V, V_{CC}=5V, R=10k\Omega, V_{BE}=0.7V$.
 - Calculate the base current when input is HIGH.
2. TTL NAND gate: Assume $V_{CC}=5V, V_{CE(sat)}=0.2V, R_B=1k\Omega, V_{CC}=5V, V_{CE(sat)}=0.2V, R_B=1k\Omega$.
 - Calculate the base current when input is HIGH.
3. Determine the output voltage of an RTL NOR gate for all 2-input combinations.
4. TTL NAND gate output: Calculate HIGH and LOW voltages if saturation voltage of output transistor is 0.2V.
5. If an RTL NOR gate uses resistors of 10 k Ω and collector load resistor 5 k Ω , calculate approximate collector voltage when both inputs LOW.

6. If the TTL NAND gate drives 10 TTL gates, calculate the approximate load current assuming each gate input draws 40 μA .
-

D. Circuit-Based Questions

1. Draw and label a **2-input RTL NOR gate**. Include resistors, transistor, and collector connection.
 2. Draw and label a **2-input TTL NAND gate with totem-pole output**. Include input diodes, transistors, and diode D1.
 3. Explain the operation of the **totem-pole output stage** with reference to HIGH and LOW output.
 4. Show the **current flow** in an RTL NOR gate when one input is HIGH and the other is LOW.
 5. Draw the **truth table next to the circuit diagram** for TTL NAND and RTL NOR gates.
 6. Modify an RTL NOR gate to a **3-input NOR gate** and explain the logic.
 7. Explain how the **collector resistor** in RTL affects the output voltage swing.
 8. Explain how TTL gates achieve **fast rise/fall times** compared to RTL.
-

E. Waveform / Observation Questions

1. Sketch the output waveform of a **2-input RTL NOR gate** if inputs are square waves (Input A: 1 kHz, Input B: 1 kHz, 90° phase shift).
2. Sketch the output waveform of a **TTL NAND gate** with alternating square wave inputs.
3. Compare **RTL NOR vs TTL NAND output waveforms** in terms of rise/fall times and voltage swing.
4. If one input of RTL NOR is held HIGH, describe the output waveform.
5. Explain how **fan-out affects the output waveform** of RTL vs TTL gates.
6. Describe how the **totem-pole stage** improves the output waveform compared to a simple RTL collector resistor output.
7. Explain the effect of **input voltage variations** on RTL NOR and TTL NAND outputs.
8. Compare **power dissipation** between RTL and TTL gates for similar load conditions.

A. Short Questions – Answers

1. **RTL (Resistor-Transistor Logic):** Uses resistors as input network and a BJT as a switching device; output HIGH when transistor is OFF, LOW when transistor conducts.
2. **TTL (Transistor-Transistor Logic):** Uses multiple BJTs for logic function and amplification; outputs full logic levels, faster switching, high fan-out.
3. **RTL vs TTL:**
 - RTL: slower, lower fan-out (~3–5 gates), less noise immunity
 - TTL: faster, higher fan-out (~10–20 gates), standardized voltage levels
4. **Totem-pole stage:** Uses two transistors—one sources HIGH current, one sinks LOW current; allows fast transitions, full voltage swing.
5. **Diode D1 in TTL NAND:** Prevents both totem-pole transistors from conducting simultaneously (avoids shoot-through).
6. **Features/Advantages of TTL:** High speed, low output impedance, high fan-out, sharp transitions, reliable.
7. **RTL NOR output HIGH:** Both inputs LOW → transistor OFF → collector pulled HIGH via resistor.
8. **Pull-up resistor in RTL:** Ensures output goes HIGH when transistor is OFF.
9. **Universal gates:** NAND/NOR can implement any Boolean function.
10. **Transistor in RTL:** Acts as a switch; input HIGH saturates transistor → output LOW.
11. TTL gates are faster due to **active transistor amplification** vs passive resistor in RTL.
12. **Fan-out:** TTL can drive more gates because output can source/sink more current.
13. **TTL logic levels:** LOW < 0.8V, HIGH > 2V
14. Totem-pole reduces **transition time** by actively driving both HIGH and LOW.
15. **Base current calculation:** $I_B = (V_{in} - V_{BE}) / R_{B1_B} = (V_{in} - V_{BE}) / R_{B1_B}$
16. RTL output can't drive many gates due to **voltage drop across collector resistor** and limited current.
17. Input resistor controls **base current**, protecting transistor and ensuring proper switching.
18. TTL NAND gates are used in **digital counters, flip-flops, logic circuits**.
19. NOR gate implements inversion because output is HIGH only when all inputs LOW.

20. Shoot-through prevention avoids **excessive current**, voltage drops, and transistor damage.

B. True/False – Answers

1. **T** – RTL NOR output HIGH only if all inputs LOW
 2. **T** – TTL NAND faster than RTL NOR
 3. **F** – D1 prevents simultaneous conduction
 4. **T** – Pull-up resistor needed in RTL
 5. **T** – TTL has higher fan-out
 6. **T** – Totem-pole reduces transition time, improves voltage swing
 7. **F** – RTL output may not reach full V_{CC}
 8. **T** – TTL transistors handle logic and amplification
 9. **T** – NAND/NOR are universal
 10. **T** – TTL logic: LOW < 0.8V, HIGH > 2V
-

C. Numerical Solutions

1. **RTL NOR base current:**
 $I_B = \frac{V_{in} - V_{BE}}{R} = \frac{5 - 0.7}{10,000} \approx 0.43 \text{ mA}$
2. **TTL NAND base current:**
 $I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{5 - 0.7}{1000} \approx 4.3 \text{ mA}$
3. **RTL NOR output voltages** (2-input, $V_{CC}=5V, V_{CE(sat)} \approx 0.2V$)

Input A	Input B	Output Y
0	0	5V
0	1	0.2V
1	0	0.2V
1	1	0.2V

Experiment 03 – Study of Op-Amp as Triangular Wave Generator & Astable Multivibrator (Questions)

A. Short Questions

1. What is an **Operational Amplifier (Op-Amp)** and what are its basic applications?
 2. Define **bipolar and unipolar triangle wave generators**.
 3. How does an Op-Amp generate a **triangular waveform**?
 4. Explain the difference between **bipolar and unipolar triangle wave generators**.
 5. What is an **astable multivibrator**?
 6. How does an astable multivibrator differ from a **monostable multivibrator**?
 7. Explain the role of **positive feedback** in an astable multivibrator.
 8. What is the function of the **diodes** in a triangle wave generator using an Op-Amp?
 9. How does the **RC time constant** affect the frequency of the generated triangle wave?
 10. Define the **peak-to-peak amplitude** of a triangle wave.
 11. How does changing the **resistor or capacitor** value affect the output frequency?
 12. Explain the role of **LM741 Op-Amp** in generating triangular waveforms.
 13. How is a **square wave related to a triangular wave** in Op-Amp circuits?
 14. What is the importance of **slew rate** in Op-Amp waveform generation?
 15. Why is it necessary to observe the waveforms on an **oscilloscope**?
 16. Explain the principle of operation of an **astable multivibrator using an Op-Amp**.
 17. What are the differences in **input and output voltage range** for bipolar vs unipolar triangle waves?
 18. How can you adjust the **frequency and amplitude** of the generated triangular wave?
 19. What happens to the triangle wave if the **supply voltage is increased**?
 20. Name one practical application of **triangular wave generators** in electronics.
-

B. True/False

1. A bipolar triangle wave swings both above and below zero volts. (T/F)
 2. A unipolar triangle wave is always positive with respect to ground. (T/F)
 3. Astable multivibrators require an external trigger to operate. (T/F)
 4. The frequency of a triangle wave is inversely proportional to RC. (T/F)
 5. Diodes are used in triangle wave generators to limit voltage swing. (T/F)
 6. An Op-Amp can act as a comparator and oscillator simultaneously. (T/F)
 7. The output of an astable multivibrator is continuous pulses without a stable state. (T/F)
 8. The waveform of a triangle wave has a constant slope. (T/F)
 9. A square wave can be used to generate a triangular wave using an integrator Op-Amp. (T/F)
 10. Increasing the capacitance in a triangle wave generator increases its frequency. (T/F)
-

C. Numerical Problems

1. For an RC integrator generating a triangle wave: $R=10\text{k}\Omega$, $C=0.01\mu\text{F}$
 $R = 10\text{ k}\Omega$, $C = 0.01\mu\text{F}$
 - Calculate the approximate period and frequency of the output if the input square wave is 1 kHz.
 2. If the peak-to-peak voltage of the square wave input is 5V and $R = 10\text{ k}\Omega$, $C = 0.01\mu\text{F}$, calculate the **slope of the triangle wave**.
 3. For an astable multivibrator with $R_1=R_2=10\text{k}\Omega$ $R_1 = R_2 = 10\text{ k}\Omega$ and $C=0.01\mu\text{F}$ $C=0.01\mu\text{F}$, calculate the **approximate frequency** of oscillation.
 4. If the RC value is doubled, how does the frequency of the triangle wave change?
 5. For a unipolar triangle wave generator, calculate the **maximum and minimum voltages** if the supply voltage is 5V.
-

D. Circuit-Based Questions

1. Draw the **bipolar triangle wave generator circuit** using an Op-Amp and label all components.

2. Draw the **unipolar triangle wave generator circuit** using an Op-Amp and label all components.
 3. Draw the **astable multivibrator circuit using an Op-Amp**. Label feedback resistors, capacitors, and output.
 4. Explain how a **square wave input produces a triangle wave output** in an Op-Amp integrator.
 5. How does the **diode polarity** affect the amplitude of a triangular wave?
 6. Show how changing the **RC time constant** affects the waveform in the circuit diagram.
 7. Draw the **expected output waveform** for bipolar and unipolar triangle wave generators.
 8. Explain why a **capacitor is connected between output and inverting input** in an Op-Amp integrator.
 9. How would you modify the astable multivibrator circuit to **change its frequency**?
 10. Explain the role of **positive and negative feedback** in the Op-Amp astable circuit.
-

E. Waveform / Observation Questions

1. Sketch the **bipolar triangle wave** generated by the Op-Amp.
 2. Sketch the **unipolar triangle wave** generated by the Op-Amp.
 3. Sketch the **square wave input** that produces the triangular waveform.
 4. Sketch the **output waveform of the astable multivibrator**.
 5. How does increasing the **capacitance** affect the slope of the triangle wave?
 6. How does increasing the **resistance** affect the frequency?
 7. Compare the **waveforms of bipolar vs unipolar triangle waves** in terms of amplitude and offset.
 8. Observe the effect of **changing supply voltage** on waveform amplitude.
 9. How does changing the **input square wave frequency** affect the triangular wave output?
 10. Describe any **distortion observed** in the triangular waveform at high frequencies.
-

A. Short Questions – Answers

1. **Operational Amplifier (Op-Amp):** High-gain differential amplifier used for signal amplification, waveform generation, integration, differentiation, filtering, and oscillators.
2. **Bipolar triangle wave generator:** Output swings both above and below 0V (positive and negative).
3. **Unipolar triangle wave generator:** Output swings from 0V to a positive voltage.
4. **Op-Amp generates triangle wave:** By integrating a square wave using an Op-Amp integrator circuit.
5. **Astable multivibrator:** Free-running oscillator with no stable state; output continuously switches HIGH and LOW.
6. **Astable vs Monostable:** Monostable has one stable state and requires a trigger; astable has no stable state and oscillates continuously.
7. **Positive feedback in astable:** Ensures rapid switching between HIGH and LOW output.
8. **Role of diodes:** Limits amplitude, sets voltage thresholds, or shapes waveform.
9. **RC time constant effect:** Determines the charging/discharging rate of the capacitor → affects slope and frequency of triangle wave.
10. **Peak-to-peak amplitude:** Maximum voltage difference between the highest and lowest points of the wave.
11. **Changing R or C:** Increases R or C → decreases frequency; decreases R or C → increases frequency.
12. **LM741 Op-Amp:** Used for integration, comparison, and waveform generation.
13. **Square wave → triangle wave:** Integrator converts constant voltage level changes of square wave into linear voltage ramps (triangle).
14. **Slew rate importance:** Limits maximum slope; too low → waveform distortion at high frequencies.
15. **Oscilloscope observation:** Allows visualization of waveform amplitude, frequency, and shape.
16. **Astable operation principle:** Capacitor charges/discharges via resistors and feedback → generates periodic square or triangular waveform.
17. **Input/output voltage ranges:** Bipolar swings $\pm V$; unipolar swings 0– V_{cc} .
18. **Frequency/amplitude adjustment:** Vary R, C, or supply voltage.
19. **Supply voltage increase:** Increases peak-to-peak amplitude (within Op-Amp limits).

20. **Application:** Signal generators, testing circuits, PWM modulation, waveform shaping.

B. True/False – Answers

1. **T** – Bipolar triangle swings above/below 0V
 2. **T** – Unipolar triangle always positive
 3. **F** – Astable requires no external trigger
 4. **T** – Frequency inversely proportional to RC
 5. **T** – Diodes limit voltage swing
 6. **T** – Op-Amp can be integrator and comparator
 7. **T** – Astable output is continuous pulses
 8. **T** – Triangle wave slope is constant
 9. **T** – Square wave input can generate triangle output via integrator
 10. **F** – Increasing capacitance decreases frequency
-

C. Numerical Solutions

1. RC integrator frequency

- $R=10\text{k}\Omega, C=0.01\mu\text{F}, f_{\text{square}}=1\text{kHz}$
 $R = 10\text{ k}\Omega, C = 0.01\text{ }\mu\text{F}, f_{\text{square}} = 1\text{ kHz}$
- Triangle period $T=1/f_T = 1/f_T=1/f$ roughly same as square wave period $\rightarrow T \approx 1\text{ms}$
 $T \approx 1\text{ms}, f \approx 1\text{kHz} \approx 1\text{ kHz}$

2. Slope of triangle wave

- $V_{pp}=5\text{V}, I=CdV/dt$
 $V_{pp}=5\text{V}, I=C \frac{dV}{dt} \rightarrow \text{slope} = V_{pp}/T = 5\text{V}/10^{-3}\text{s} = 5,000\text{V/s}$
 $\text{slope} = V_{pp}/T = 5\text{V}/10^{-3}\text{s} = 5,000\text{V/s}$

3. Astable frequency:

- Approx. $f=1/(2RC)$
 $f = 1/(2RC) = 1/(2 \times 10\text{ k}\Omega \times 0.01\text{ }\mu\text{F}) \rightarrow f \approx 5\text{kHz}$

4. **RC doubled effect:**

- Doubling RC → frequency halves.

5. **Unipolar triangle max/min voltage:**

- Supply 5V → Output swings 0V → 5V
-

D. Circuit-Based Answers

1. **Bipolar triangle generator:**

- Op-Amp integrator with resistor R and capacitor C in feedback, square wave input at non-inverting input.
- Output swings $\pm V$.

2. **Unipolar triangle generator:**

- Similar integrator, output shifted to stay positive.
- Can use diode or biasing resistor network.

3. **Astable multivibrator:**

- Op-Amp with positive feedback and RC network → continuous oscillation.
- Capacitor charges/discharges → output toggles.

4. **Square → triangle:**

- Integrator integrates constant HIGH/LOW → linear ramp → triangle.

5. **Diode polarity effect:**

- Sets voltage limit; incorrect polarity can clip or distort waveform.

6. **Changing RC:**

- Increase RC → slower charging → lower frequency, shallower slope.
- Decrease RC → faster → higher frequency, steeper slope.

7. **Expected waveforms:**

- Bipolar: $\pm V$, symmetric triangle
- Unipolar: 0–V peak, ramps from 0 → V → 0

8. **Capacitor in integrator:**

- Integrates input voltage → linear ramp (triangle wave).

9. **Changing frequency:**

- Modify R or C to increase/decrease charging rate → changes oscillation period.

10. **Feedback role:**

- Positive feedback → toggling output for square wave
 - Negative feedback → integration for triangle wave
-

E. Waveform / Observation Answers

1. **Bipolar triangle wave:** Symmetric around 0V, linear rising/falling edges.
 2. **Unipolar triangle wave:** Positive only, $0 \rightarrow V_{cc}$ ramps.
 3. **Square wave input:** Constant HIGH/LOW levels; frequency determines triangle slope.
 4. **Astable multivibrator output:** Continuous square pulses.
 5. **Increasing capacitance:** Slower charging → shallower slope → lower frequency.
 6. **Increasing resistance:** Slower charging → lower frequency.
 7. **Bipolar vs unipolar comparison:** Bipolar symmetric, unipolar shifted positive.
 8. **Supply voltage change:** Higher supply → higher triangle amplitude.
 9. **Input square wave frequency change:** Faster input → steeper triangle slopes.
 10. **High-frequency distortion:** If input frequency too high, Op-Amp slew rate limits → waveform rounding or distortion.
-

Experiment 04 – Study of Sample-and-Hold (S/H) Circuit (Questions)

A. Short Questions

1. What is a **Sample-and-Hold (S/H) circuit** and what is its purpose?
 2. Explain the **track mode** of a S/H circuit.
 3. Explain the **hold mode** of a S/H circuit.
 4. What is the **role of the MOSFET** in a S/H circuit?
 5. How does a **555 Timer IC** generate the sampling pulse for the S/H circuit?
 6. What is the effect of **sampling frequency** on the output waveform of a S/H circuit?
 7. How does the **duty cycle** of the sampling pulse affect acquisition and hold times?
 8. What is the purpose of the **holding capacitor (CH)** in a S/H circuit?
 9. Why is a **second Op-Amp used** in the S/H circuit?
 10. What is **aliasing** in S/H circuits and how can it be avoided?
 11. Explain **acquisition time (t_{ac})** in a S/H circuit.
 12. How does the **value of CH** affect the hold stability and droop rate?
 13. Explain the effect of **input signal frequency** on the S/H circuit response.
 14. What is the role of **Op-Amp gain** in the second S/H configuration (Fig. 4d)?
 15. How does the **on-resistance ($r_{dc(on)}$) of the MOSFET** affect the acquisition time?
 16. List two applications of S/H circuits.
 17. What is the effect of **high sampling frequency** on the output waveform?
 18. How can you **improve the hold accuracy** in a S/H circuit?
 19. Describe the **difference between the two S/H circuit configurations** in Fig. 4(c) and Fig. 4(d).
 20. Why is the S/H circuit important for **A/D converters**?
-

B. True/False

1. The S/H circuit can output a continuous analog signal without sampling. (T/F)
 2. The MOSFET acts as a switch in a S/H circuit. (T/F)
 3. Increasing the sampling frequency always improves the output waveform accuracy. (T/F)
 4. A larger holding capacitor improves hold stability but slows acquisition. (T/F)
 5. The second Op-Amp isolates the holding capacitor from the load. (T/F)
 6. Duty cycle of the sampling pulse does not affect acquisition time. (T/F)
 7. S/H circuits are only used with sinusoidal input signals. (T/F)
 8. Acquisition time is the time required for the capacitor to reach close to the input voltage. (T/F)
 9. The holding capacitor discharges rapidly through the high input impedance of the second Op-Amp. (T/F)
 10. Fig. 4(d) S/H circuit includes gain to improve output response. (T/F)
-

C. Numerical Problems

1. If a S/H circuit uses $C_H = 0.1 \mu\text{F}$ and the MOSFET on-resistance $r_{dc(on)} = 100 \Omega$, calculate the RC time constant.
 2. For a sinusoidal input of $5 V_{p-p}$ at 1 kHz, determine the approximate voltage held by C_H if the sampling pulse width is $50 \mu\text{s}$.
 3. If the input frequency is doubled to 2 kHz, describe the effect on acquisition and hold.
 4. For $C_H = 0.033 \mu\text{F}$ and $R = 10 \text{ k}\Omega$, calculate the approximate acquisition time $t_{ac} = RC_{t_{ac}} = R C_{t_{ac}} = RC$.
 5. If the duty cycle is increased from 50% to 80%, explain how acquisition and hold times change.
-

D. Circuit-Based Questions

1. Draw the **basic S/H circuit** of Fig. 4(c) and label all components.
2. Draw the **S/H circuit with gain** of Fig. 4(d).

3. Explain how the **555 Timer output** is connected to the MOSFET gate.
 4. Describe the function of each Op-Amp in the S/H circuit.
 5. Show how **CH is charged and discharged** during sample and hold modes.
 6. Explain how changing **CH values** affects the waveform.
 7. How does adding gain in Fig. 4(d) improve output response?
 8. Explain the role of **diodes in the S/H circuit** (if any).
 9. Show **expected input and output waveforms** for low, medium, and high sampling frequencies.
 10. Explain why **high-speed MOSFETs** are preferred in S/H circuits.
-

E. Waveform / Observation Questions

1. Sketch the **input sinusoidal waveform**.
2. Sketch the **output waveform of Fig. 4(c) S/H circuit** at 1 kHz input, 50% duty cycle.
3. Sketch the **output waveform at 500 Hz and 100 Hz** and explain differences.
4. Sketch the **output waveform of Fig. 4(d) S/H circuit** and compare with Fig. 4(c).
5. Observe and describe the effect of **varying duty cycle** on acquisition and hold.
6. Observe the effect of **changing CH** on waveform droop and stability.
7. Describe what happens if the **sampling pulse is too narrow**.
8. Describe what happens if the **sampling pulse is too wide**.
9. Compare **output waveforms with and without gain** in the second Op-Amp.
10. Explain the effect of **input signal frequency increase** on waveform distortion.

A. Short Questions – Answers

1. **Sample-and-Hold (S/H) Circuit:** Samples an analog input voltage briefly and holds it at that value until the next sample; used in A/D conversion and signal processing.
2. **Track Mode:** S/H output follows the input signal while the sampling pulse is active (MOSFET ON).

3. **Hold Mode:** S/H output retains the last sampled value after the sampling pulse ends (MOSFET OFF).
 4. **MOSFET role:** Acts as a switch connecting the holding capacitor to the input during sampling.
 5. **555 Timer:** Generates periodic pulses; output used to control MOSFET gate for sampling.
 6. **Effect of sampling frequency:** Higher frequency → better approximation of input waveform; too low → discrete steps visible.
 7. **Duty cycle effect:** Higher duty cycle → longer acquisition time; lower → shorter acquisition, longer hold.
 8. **Holding capacitor (CH):** Stores the sampled voltage during hold mode.
 9. **Second Op-Amp:** Buffers CH from load; prevents rapid discharge, maintains voltage accuracy.
 10. **Aliasing:** Distortion when sampling frequency $< 2 \times$ input bandwidth; avoid by Nyquist criterion.
 11. **Acquisition time (t_{ac}):** Time required for CH to charge close to input voltage during sampling.
 12. **CH value effect:** Larger CH → slower acquisition, more stable hold; smaller CH → faster acquisition, higher droop.
 13. **Input frequency effect:** Higher frequency → may require faster sampling; lower frequency → easier to track.
 14. **Op-Amp gain (Fig. 4d):** Amplifies output to compensate voltage drops, improves response.
 15. **MOSFET on-resistance effect:** Higher $r_{dc(on)}$ → slower charging → longer acquisition time.
 16. **Applications:** A/D conversion, D/A output deglitching, waveform sampling in oscilloscopes.
 17. **High sampling frequency effect:** More accurate waveform reproduction.
 18. **Improving hold accuracy:** Use larger CH, low leakage MOSFET, high input impedance Op-Amp.
 19. **Difference Fig. 4(c) vs 4(d):** Fig. 4(d) adds gain stage → faster acquisition and improved hold response.
 20. **Importance for A/D converters:** Holds stable voltage during conversion, preventing errors.
-

B. True/False – Answers

1. **F** – S/H cannot output continuous signal without sampling.
 2. **T** – MOSFET acts as a switch.
 3. **F** – Higher sampling frequency improves accuracy but may be limited by circuit speed.
 4. **T** – Larger CH $\rightarrow$ better hold, slower acquisition.
 5. **T** – Second Op-Amp isolates CH from load.
 6. **F** – Duty cycle affects acquisition time.
 7. **F** – S/H works for any analog input, not only sinusoidal.
 8. **T** – Acquisition time = time for CH to charge.
 9. **F** – High input impedance prevents rapid discharge of CH.
 10. **T** – Fig. 4(d) includes gain stage.
-

C. Numerical Problems

1. **RC time constant:**
 $R=100\Omega, C=0.1\mu F \rightarrow \tau = R \cdot C = 100 \cdot 0.1 \times 10^{-6} = 10\mu s$
 $\tau = R \cdot C = 100 \times 0.1 \times 10^{-6} = 10\mu s$
 $\tau = R \cdot C = 100 \times 0.1 \times 10^{-6} = 10\mu s$
2. **Voltage held by CH** (ideal case, 50 μs pulse width)
 - If pulse duration $\geq 3\tau \rightarrow CH \approx$ input voltage
 - $3\tau = 30\mu s < 50\mu s \rightarrow$ nearly full 5 V_{p-p} sampled
3. **Input frequency doubled:**
 - Higher frequency $\rightarrow$ less time to acquire voltage $\rightarrow$ waveform may be distorted if acquisition time > sampling pulse width.
4. **Acquisition time:**
 $\tau = R \cdot C = 10k \cdot 0.033\mu F = 0.33ms$
 $\tau = R \cdot C = 10k \cdot 0.033\mu F = 0.33ms$
5. **Duty cycle increase 50% $\rightarrow$ 80%:**
 - Longer pulse $\rightarrow$ CH has more time to reach input voltage (better acquisition), hold duration slightly shorter.

D. Circuit-Based Answers

1. Fig. 4(c) – Basic S/H:

- 555 Timer → MOSFET gate → CH → first Op-Amp input → output
- Labels: V_{in} , CH, MOSFET, Op-Amp buffer, output V_o

2. Fig. 4(d) – S/H with gain:

- Same as Fig. 4(c) + second Op-Amp in non-inverting gain configuration → improves acquisition speed and output level.

3. 555 Timer connection:

- Output pulse drives MOSFET gate → ON during sampling, OFF during hold.

4. Op-Amp functions:

- First Op-Amp: isolates CH, prevents loading
- Second Op-Amp (Fig. 4d): amplifies held voltage

5. CH charging/discharging:

- During pulse: charges to input voltage
- After pulse: isolated, holds voltage

6. CH value effects:

- Larger CH → slower charge, better hold
- Smaller CH → faster response, higher droop

7. Adding gain:

- Compensates voltage drop due to MOSFET on-resistance, improves output amplitude and acquisition time

8. Diodes: Optional, may prevent reverse charging or limit voltage

9. Expected input/output waveforms:

- Low frequency: output closely follows input steps
- High frequency: output may lag input, more stepping visible

10. High-speed MOSFETs:

- Reduce acquisition time, ensure fast response and minimal voltage error
-

E. Waveform / Observation Answers

1. **Input sinusoidal waveform:** Smooth 1 kHz sine, 5 V_{p-p}.
2. **Fig. 4(c) output @ 1 kHz, 50% duty:** Step-like waveform following sampled points of sine.
3. **Output @ 500 Hz, 100 Hz:** Lower frequencies → steps more spaced, waveform easier to track.
4. **Fig. 4(d) output:** Similar step waveform but higher amplitude, faster acquisition, less lag.
5. **Duty cycle variation:** Higher duty → better sampling, faster capacitor charging; lower duty → shorter acquisition, longer hold.
6. **Changing CH:** Larger → hold stable, slower acquisition; smaller → faster acquisition, higher droop.
7. **Too narrow sampling pulse:** CH may not reach input voltage → incomplete acquisition.
8. **Too wide sampling pulse:** CH may track input too long → reduces hold duration.
9. **With vs without gain:** With gain → better amplitude, faster acquisition; without → lower amplitude, slower.
10. **Input frequency increase:** At very high frequencies, acquisition may lag → waveform distortion visible.